latch up jedec

相關問題 & 資訊整理

latch up jedec

The purpose of this standard is to establish a method for determining IC latch-up characteristics and to define latch-up detection criteria. Latch-up characteristics ... ,STANDARD. IC Latch-Up Test. JESD78B. (Revision of JESD78A, November 2005). DECEMBER 2008. JEDEC SOLID STATE TECHNOLOGY ASSOCIATION ... ,The equivalent circuit for negative input/output I-test latch-up testing. 14. 7. The equivalent circuit for Vsupply over-voltage test latch-up testing. 15. Annex A ... ,latch-up (of a voltage regulator). A condition in which a regulator has been driven into the foldback limiting mode and will not respond to the removal of the ... ,This standard covers the I-test and Vsupply overvoltage latch-up testing of ... for determining IC latch-up characteristics and to define latch-up detection criteria. ,This document describes and discusses the topic of CMOS Latch-Up ranging from theory to testing of products. The recently proposed modifications to JEDEC ... ,latch-up. A state in which a low-impedance path, resulting from an overstress that triggers a parasitic thyristor structure, persists after removal or cessation of the ... ,10 items - This standard covers the I-test and Vsupply overvoltage latch-up testing of integrated circuits. The purpose of this standard is to establish a method for ... ,single-event latch-up (SEL). An abnormal high-current state in a device caused by the passage of a single energetic particle through sensitive regions of the ... ,trigger pulse (in latch-up testing). A positive or negative current pulse or voltage pulse applied to any terminal under test in an attempt to induce latch-up.

相關軟體 Launch 資訊

Launch
Windows 中的“開始”屏幕將應用程序組織為多個圖塊組。 Launch 在“開始”屏幕上添加了快速訪問固定式碼頭的便利。拖放您最喜愛的應用程序到您的 Launch 碼頭,並迅速啟動它們,無論您在“開始”屏幕上刷過的位置。Launch 功能: 在“開始”屏幕上從 Launch 快速訪問您最喜愛的應用程序。訪問停靠的應用程序跳轉列表。點擊任何停靠的應用程序立即啟動它。將 Launch 放在開始屏幕... Launch 軟體介紹

latch up jedec 相關參考資料
IC LATCH-UP TEST | JEDEC

The purpose of this standard is to establish a method for determining IC latch-up characteristics and to define latch-up detection criteria. Latch-up characteristics ...

https://www.jedec.org

JEDEC STANDARD

STANDARD. IC Latch-Up Test. JESD78B. (Revision of JESD78A, November 2005). DECEMBER 2008. JEDEC SOLID STATE TECHNOLOGY ASSOCIATION ...

http://caxapa.ru

JEDEC STANDARD IC Latch-Up Test JESD78D

The equivalent circuit for negative input/output I-test latch-up testing. 14. 7. The equivalent circuit for Vsupply over-voltage test latch-up testing. 15. Annex A ...

https://www.jedec.org

latch-up (of a voltage regulator) | JEDEC

latch-up (of a voltage regulator). A condition in which a regulator has been driven into the foldback limiting mode and will not respond to the removal of the ...

https://www.jedec.org

Latch-up - Standards & Documents Search | JEDEC

This standard covers the I-test and Vsupply overvoltage latch-up testing of ... for determining IC latch-up characteristics and to define latch-up detection criteria.

https://www.jedec.org

Latch-Up White Paper - Texas Instruments

This document describes and discusses the topic of CMOS Latch-Up ranging from theory to testing of products. The recently proposed modifications to JEDEC ...

http://www.ti.com

latch-up | JEDEC

latch-up. A state in which a low-impedance path, resulting from an overstress that triggers a parasitic thyristor structure, persists after removal or cessation of the ...

https://www.jedec.org

Search by Keyword or Document Number - JEDEC

10 items - This standard covers the I-test and Vsupply overvoltage latch-up testing of integrated circuits. The purpose of this standard is to establish a method for ...

https://www.jedec.org

single-event latch-up (SEL) | JEDEC

single-event latch-up (SEL). An abnormal high-current state in a device caused by the passage of a single energetic particle through sensitive regions of the ...

https://www.jedec.org

trigger pulse (in latch-up testing) | JEDEC

trigger pulse (in latch-up testing). A positive or negative current pulse or voltage pulse applied to any terminal under test in an attempt to induce latch-up.

https://www.jedec.org